Protecting Image Processing Pipelines against Configuration Memory Errors in SRAM-Based FPGAs
نویسندگان
چکیده
منابع مشابه
Protecting Encryption Keys in Mobile Systems Against Memory Errors
Beyond its use to encrypt data, an encryption key can be used as a mean to control access to data on a mobile device by leveraging a cloud service. This implies that a key is present in a mobile device only when it is on demand and authorized by the cloud, the key is evicted when it is not in use. CleanOS is an example system that is based on this concept. For security reasons, keys are stored ...
متن کاملModelling Routing Delays in SRAM - based FPGAs
This paper presents an efficient technique for estimating the propagation delay of signals in SRAM-based FPGAs, by using an analytic model of MOS integrated circuits. The model provides a facility for experimenting to find the effect that different routing structures in SRAM-based FPGAs have on the speed-performance of implemented circuits. To illustrate the applicability of the technique, two ...
متن کاملFast Testable Design for SRAM-Based FPGAs
This paper presents a new design for testing SRAM-based field programmable gate arrays (FPGAs). The original FPGA’s SRAM memory is modified so that the FPGA may have the facility to loop the testing configuration data inside the chip. The full testing of the FPGA is achieved by loading typically only one carefully chosen testing configuration data instead of the whole configurations data. The o...
متن کاملDefect and Fault Tolerance SRAM-Based FPGAs by Shifting the Configuration Data
The homogeneous structure of field programmable gate arrays (FPGAs) suggests that the defect tolerance can be achieved by shifting the configuration data inside the FPGA. This paper proposes a new approach for tolerating the defects in FPGA’s configurable logic blocks (CLBs). The defects affecting the FPGA’s interconnection resources can also be tolerated with a high probability. This method is...
متن کاملSynthesizing Power and Area Efficient Image Processing Pipelines on FPGAs using Customized Bit-widths
High-level synthesis (HLS) has received significant attention in recent years, improving programmability for FPGAs. PolyMage is a domain-specific language (DSL) for image processing pipelines that also has a HLS backend to translate the input DSL into an equivalent circuit that can be synthesized on FPGAs, while leveraging an HLS suite. The data at each stage of a pipeline is stored using a fix...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Electronics
سال: 2018
ISSN: 2079-9292
DOI: 10.3390/electronics7110322